

Modeling-Based Optimization of a Single-Photon Avalanche Diode: Towards Integrated Quantum Photonics Devices Operating at Room-Temperature

Eo-Jin Kim¹, Hyun-Seung Choi¹, *Graduate Student Member, IEEE*, Doyoon Eom, Joo-Hyun Kim, Ping Zheng², Eng-Huat Toh, *Member, IEEE*, Elgin Quek³, *Member, IEEE*, Deepthi Kandasamy, Yew Tuck Chow, Woo-Young Choi⁴, *Member, IEEE*, and Myung-Jae Lee⁵, *Member, IEEE*

Abstract—Single-photon avalanche diodes (SPADs) are emerging as a cost-effective and practical alternative to superconducting nanowire single-photon detectors (SNSPDs), especially for integrated quantum photonics. While SNSPDs exhibit excellent performance such as fast response time and high detection efficiency, their reliance on a cryogenic cooling system results in high cost and power consumption as well as limited suitability for portable devices. In contrast, SPADs can operate at room temperature, eliminating the need for a bulky cooling system and significantly reducing the overall cost. Compared to SNSPDs, however, further optimization of SPAD performance is highly required. In this paper, the SPAD guard-ring (GR) structure is optimized with accurate SPAD device modeling and TCAD simulation, aiming to enhance their suitability for integrated quantum photonics applications. It is demonstrated that the GR-optimized SPAD can reduce internal series resistance and extend its avalanche multiplication region. As a result, the avalanche multiplication region is expanded by approximately 20%, and the peak photon detection probability at a wavelength of 425 nm is increased by 48%. This improvement is achieved while maintaining a low dark count rate of 3.9 cps/ μm^2 at an excess bias voltage of 3 V. Additionally, the reduced series resistance enables an increase in current gain and a faster slew rate, which results in much lower timing jitter.

Index Terms—Detector, device optimization, diode, equivalent circuit model, integrated quantum photonics, modeling, optical sensing, optical sensor, photodetector, quantum applications, quantum key distribution (QKD), single-photon avalanche diode (SPAD), single-photon detector, TCAD simulation.

I. INTRODUCTION

A SINGLE-PHOTON avalanche diode (SPAD) operates under the Geiger mode by applying a reverse bias voltage exceeding its breakdown voltage (V_{BD}). When a photon enters the device, it generates an electron-hole pair, which can trigger avalanche multiplication through impact ionization. Due to its high sensitivity and the unique feature in that each photon results in a single digital pulse output, SPADs have been widely used in various optical distance measurement systems [1], [2], [3], [4], [5], [6], [7]. A key advantage of SPADs is their ability to operate at room temperature [8], [9], and thanks to this, SPADs can overcome the limitations of superconducting nanowire single-photon detectors (SNSPDs) [10], which require a cryogenic cooling system, restricting their applications and leading to significant power consumption [11], [12], [13], [14], [15], [16], [17], [18]. Additionally, CMOS-based SPADs offer notable advantages in terms of cost-effectiveness and compatibility with existing integrated circuits. Leveraging these benefits, recent research on SPAD-based integrated quantum photonics has gained considerable attention [19]. Na et al. [20] demonstrated that SPADs with an optimized structure can facilitate efficient integration with photonic circuits. Moreover, Zeng et al. [21] highlighted the potential of room-temperature SPADs in quantum key distribution systems, emphasizing their advantages in reducing system complexity. However, compared to SNSPDs, SPADs still require further improvements in timing jitter and detection efficiency.

In this paper, an equivalent circuit model for the SPAD is implemented through S-parameter measurement. With a ground-signal-ground (GSG) pad [22], [23], we can calibrate out the errors and losses in the measurement system and also remove the parasitic components of the device under test (DUT). Modeling results show that the conventional P+ and N-well (NW) junction SPADs with a high-voltage P-well (HVPW) guard ring (GR), increase internal series resistance mainly by elongating the current path, reducing current gain and consequently requiring higher resistance for quenching. This negatively affects the

Received 1 December 2024; revised 12 February 2025; accepted 13 March 2025. Date of publication 18 March 2025; date of current version 9 April 2025. This work was supported in part by the Korea Institute of Science and Technology (KIST) Institution Program under Grant 2E32942, in part by the Korea Evaluation Institute of Industrial Technology (KEIT) funded by the Ministry of Trade, Industry and Energy (MOTIE, Korea) under Grant RS-2022-00155891, and in part by Yonsei University Research Fund of 2024 under Grant 2024-22-0504. (Eo-Jin Kim and Hyun-Seung Choi contributed equally to this work.) (Corresponding authors: Woo-Young Choi; Myung-Jae Lee.)

Eo-Jin Kim and Doyoon Eom are with the Department of Electrical and Electronic Engineering, Yonsei University, Seoul 03722, South Korea, and also with the Post-Silicon Semiconductor Institute, Korea Institute of Science and Technology, Seoul 02792, South Korea (e-mail: koj0115@yonsei.ac.kr; dja1995@yonsei.ac.kr).

Hyun-Seung Choi, Joo-Hyun Kim, Woo-Young Choi, and Myung-Jae Lee are with the Department of Electrical and Electronic Engineering, Yonsei University, Seoul 03722, South Korea (e-mail: keithch@yonsei.ac.kr; mark777k@yonsei.ac.kr; wchoi@yonsei.ac.kr; mj.lee@yonsei.ac.kr).

Ping Zheng, Eng-Huat Toh, Elgin Quek, Deepthi Kandasamy, and Yew Tuck Chow are with the GlobalFoundries Singapore Pte. Ltd., Singapore 738406 (e-mail: ping.zheng@globalfoundries.com; enghuat.toh@globalfoundries.com; elgin.quek@globalfoundries.com; deepthi.kandasamy1@globalfoundries.com; yewtuck.chow@globalfoundries.com).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/JSTQE.2025.3552673>.

Digital Object Identifier 10.1109/JSTQE.2025.3552673

dead time and timing jitter of the device. GR optimization is performed to reduce the high series resistance induced by the HVPW-GR and also expand the avalanche multiplication region into the GR area, thereby achieving a higher photon detection probability (PDP). To achieve this, the HVPW-GR is replaced by a virtual GR that leverages the retrograded doping of the deep NW (DNW) while maintaining the GR spacing. This enables the p-type epitaxial (P-EPI) layer to function as a GR without requiring a separate physical layer. The model's parameters of the GR-optimized SPAD are compared with those of the HVPW-GR SPAD, demonstrating a reduction in series resistance. Furthermore, the junction capacitance increases, confirming the expansion of the avalanche multiplication region to meet optimization goals. TCAD simulation using Sentaurus TCAD is employed for parameter extraction and comparison of electric-field (E-field) profiles, with performance improvements validated by measuring SPAD characteristics such as current-voltage (I-V) characteristics, light emission test (LET), dark count rate (DCR), PDP, and timing jitter. As a result, the avalanche multiplication region shows about 20% expansion, as identified in the LET results, modeling analysis, and E-field profiles obtained from TCAD simulation. This enlargement leads to an improved fill factor, increasing from 51% to 73%, and a remarkable enhancement in PDP at 425 nm, rising from 34.13% to 50.63%—a 48% improvement compared to the HVPW-GR SPAD. DCR levels, including afterpulses, remain low, 3.9 cps/ μm^2 at the same excess bias voltage (V_{EX}) of 3 V in the GR-optimized SPAD. Timing jitter is measured at a wavelength of 510 nm, near the device's peak PDP, under V_{EX} of 3 V, and the full width at half maximum (FWHM) of the timing jitter is dramatically improved by about 3.9 times from 224 to 57 ps.

This paper proceeds as follows: Section II discusses the SPAD modeling work conducted to optimize the GR structure. Additionally, a comparison of E-field profiles between the HVPW-GR SPAD and the GR-optimized SPAD using TCAD simulations is provided. Section III presents the experimental results that validate the modeling analysis. Finally, Section IV concludes the study.

II. DEVICE STRUCTURE AND MODELING ANALYSIS

A. Device Structure and Its Equivalent Circuit Model

When a reverse bias voltage exceeding V_{BD} is applied to a SPAD, a photon-generated carrier can trigger an avalanche multiplication through impact ionization. Avalanche multiplication creates a substantial amount of electron-hole pairs. Assuming that generated carriers travel at saturation velocity, they induce changes in the E-field, resulting in voltage variations. The relationship between the voltage change caused by the carriers in the avalanche multiplication region and the space-charge limited current due to carrier motion with saturation velocity allows for modeling a space-charge resistance, R_{SPAD} [24]. R_{SPAD} is the resistance along the path of avalanche current, directly related to current gain, and is a key parameter that defines avalanche multiplication. Additionally, the series resistance in SPADs can lead to voltage drops, further decreasing current gain, and the




Fig. 1. Device structure and equivalent circuit model of the HVPW-GR SPAD.

junction capacitance is proportional to the multiplication region so that it can represent the area of the multiplication region. An equivalent circuit model can be built with these device parameters, enabling a deep analysis of SPAD characteristics.

To eliminate the parasitic effects of the pads and isolate the SPAD's intrinsic properties, a GSG pad was designed. The impedance characteristics of the SPAD, including the GSG pad, were extracted from S-parameter measurements. The pad's S-parameters were measured separately to remove the pad's influence. For accurate analysis of capacitance and other components, measurements were made up to 20 GHz using a vector network analyzer (VNA).

Fig. 1 shows the model of a P+/N-well junction SPAD with HVPW-GR, fabricated in a 55 nm bipolar-CMOS-DMOS (BCD) technology. The active area was designed with a diameter of 13.5 μm , while the GR size was set to 1.8 μm . In this model, R_S represents the series resistance, C_J is the junction capacitance, and R_{SPAD} is the space-charge resistance. R_L represents the leakage resistance in the depletion region, which is large enough to make leakage negligible in SPAD. C_{SUB} denotes the parasitic capacitance between the deep N-well and the substrate, while C_{P1} , C_{P2} , and R_{P1} model the parasitic components due to the pad's bottom metal layer and leakage between the pad and substrate. R_{P1} includes the parasitic components from the slit in the shield metal.

B. Parameter Extraction

The parameter values for each model were first calculated using known equations and then fine-tuned through the Advanced Design System (ADS). The values of C_J and R_{SPAD} were calculated using the following equations [24]:

$$C_J = \frac{\epsilon_s A}{W_D}, R_{SPAD} = \frac{(W_D - \chi_A)^2}{2A\epsilon_s \nu_s} \quad (1)$$

W_D is the width of the depletion region, A is the cross-sectional area of the junction, χ_A is the avalanche width, ϵ_s is the material permittivity, and ν_s is the carrier saturation velocity. The values for W_D and χ_A were obtained through TCAD simulations.

Previous modeling works on avalanche photodiodes (APDs) have reported that the values of C_J and R_S do not change significantly beyond the breakdown voltage V_{BD} under different bias conditions [25]. R_{SPAD} , on the other hand, represents the resistance associated with avalanche multiplication occurring


Fig. 2. Equivalent circuit model with π network assumption at V_{BD} .

TABLE I
COMPARISON OF EXTRACTED DEVICE PARAMETERS OF HVPW-GR SPAD AND P-EPI-GR SPAD AT $V_{EX} = 3$ V

Z_{PAD}		HVPW-GR SPAD		P-EPI-GR SPAD	
C_{P1}	45 fF	R_{SPAD}	130 Ω	R_{SPAD}	108 Ω
C_{P2}	225 fF	R_S	1.9 k Ω	R_S	350 Ω
R_{P1}	110 Ω	C_J	28 fF	C_J	33.6 fF
		C_{SUB}	6 fF	C_{SUB}	6 fF

under $V_{BD} + V_{EX}$ conditions. Therefore, the parameter extraction was first carried out at V_{BD} , excluding R_{SPAD} , followed by the extraction of R_{SPAD} at V_{EX} of 3 V by fitting the measurement data without any other parameter changes.

Assuming a π network model for the SPAD equivalent circuit at V_{BD} , as shown in Fig. 2, the $Y3$ part can be calculated as $-Y_{12}$. Using the following equations, R_S corresponds to the real part of Y_{12} , and C_J is dominated by the imaginary part of Y_{12} , allowing for fine-tuning.

$$j\omega C_J + \frac{1}{R_L} \approx j\omega C_J, Y_{12} \approx j\omega C_J \parallel \frac{1}{R_S} \quad (2)$$

$$Y_{12} \approx \frac{j\omega R_S C_J}{R_S + j\omega C_J} = \frac{\omega^2 R_S C_J^2 + j\omega R_S^2 C_J}{R_S^2 + \omega^2 C_J^2} \quad (3)$$

$$\therefore Y_{12} \approx \frac{\omega^2 C_J^2}{R_S} + j\omega C_J (\because R_S^2 \gg \omega^2 C_J^2) \quad (4)$$

C. Modeling Results

The HVPW-GR SPAD modeling results shown in Table I reveal that, as the current path increases, the series resistance also increases. When the series resistance increases, the current gain decreases, requiring a larger quenching resistance, which increases dead time. For faster photon detection, it is advantageous to use a smaller quenching resistance. GR optimization was conducted to reduce the series resistance. The use of the P-EPI-GR as shown in Fig. 3 not only reduces the current path but also extends the multiplication region as it is not blocked by the physical GR. This was aimed at increasing the PDP for high detection efficiency. The region labeled as the ‘simulation region’ in Fig. 3 was simulated using TCAD in Figs. 5 and 6 to verify this. The designed SPAD with the P-EPI-GR was also modeled to extract device parameters. In Fig. 4, the simulated S_{22} and output impedance characteristics of the HVPW-GR






Fig. 3. Device structure of the (a) HVPW-GR SPAD and (b) GR-optimized SPAD.

Fig. 4. Measured vs. simulated output impedance characteristics at $V_{EX} = 3$ V for the HVPW-GR SPAD and P-EPI-GR SPAD.Fig. 5. TCAD simulation results at $V_{EX} = 3$ V: electric-field distribution of the (a) HVPW-GR SPAD and (b) P-EPI-GR SPAD.




Fig. 6. 3D electric-field profiles above the critical electric field of 3×10^5 V/cm for the HVPW-GR SPAD and P-EPI-GR SPAD at $V_{EX} = 3$ V.




Fig. 7. I-V characteristics comparison between the HVPW-GR SPAD and P-EPI-GR SPAD at room temperature.

SPAD and P-EPI-GR SPAD, based on their equivalent circuit models, are compared with the measured S_{22} . The results show a strong agreement between the simulation and measured data, demonstrating the accuracy of the modeling. The device parameters' values are compared in Table I.

From the device parameter values, it is found that in the GR-optimized SPAD, R_S decreased by approximately 5.4 times, R_{SPAD} decreased by 1.2 times, and C_J increased by 1.2 times. Due to the lowered resistance in the P-EPI-GR SPAD, the impedance characteristics appear closer to the origin on the Smith chart, indicating a reduced impedance as shown in Fig. 4. According to (1), R_{SPAD} is inversely proportional to the cross-sectional area of the active area, A , while C_J is directly proportional to it. Thus, the 1.2 times difference in R_{SPAD} and C_J compared to the conventional HVPW-GR SPAD indicates that the avalanche multiplication region expanded by 1.2 times into the designed GR area. Furthermore, the 5.4 times reduction in R_S signifies a significantly shortened current path, suggesting that the current gain may have increased to a similar extent. Modeling results show that the original optimization design goals are successfully achieved.

D. TCAD Simulation Analysis

TCAD simulations were employed to extract SPAD model parameters and compare the E-field profiles of the conventional HVPW-GR SPAD and the optimized P-EPI-GR SPAD. Fig. 5 provides a magnified view of the E-field profile in the part of junction and GR region in the SPADs. In the P-EPI-GR structure, the avalanche multiplication region extends into the GR area since no physical layer obstructs the junction, as shown in Fig. 5(b). This expansion aligns with the trends observed in the modeling results. Additionally, the simulation shows that premature edge breakdown (PEB) is effectively prevented in both SPADs.

As a higher reverse bias voltage is applied to the SPAD, the E-field across the depletion region strengthens, causing externally

injected carriers to move with greater force. When the applied voltage reaches a sufficient level, the E-field strength becomes large enough to reach a threshold of 3×10^5 V/cm, known as the critical E-field, where carriers collide, triggering avalanche multiplication via impact ionization. Fig. 6 shows the TCAD simulation results depicting the 3D profile of regions where the E-field exceeds the critical E-field threshold. This corresponds to the avalanche multiplication region, which has an approximate thickness of 0.3 μ m. In the HVPW-GR SPAD, the E-field profile in the GR region does not exceed the critical E-field, as shown in Figs. 5 and 6. The carrier movement in Fig. 5 indicates that the junction is completely blocked. Additionally, a shorter carrier movement path is observed in the P-EPI-GR SPAD. The E-field distribution comparison and carrier movement in the TCAD simulation results align with the modeling results, specifically showing a reduction in R_{SPAD} and R_S , along with an increase in C_J .

III. EXPERIMENTAL RESULTS

A. Current-Voltage (I-V) Characteristics

The I-V characteristics were measured by accumulating the output current from the SPAD's anode at each reverse bias voltage over a fixed period under dark and low light conditions. The current flowing in the absence of light is referred to as the dark current, while the current measured under illumination is defined as the sum of dark current and photocurrent. Ideally, when avalanche multiplication occurs, the current would rise infinitely. However, due to space-charge resistance, R_{SPAD} , the current saturates at a certain level [24]. Using these I-V characteristics, we compared the V_{BD} and current gain of a conventional HVPW-GR SPAD with a GR-optimized SPAD. Both SPADs have the same P+/N-well junction, resulting in the same V_{BD} of approximately 16 V and identical dark current characteristics up to a reverse bias voltage of about 7 V, as shown in Fig. 7. In the case of the HVPW-GR SPAD, defects induced by




Fig. 8. LET results at room temperature under $V_{EX} = 1$ V and 3 V for the HVPW-GR SPAD and P-EPI-GR SPAD.

the high-energy implantation process make it more susceptible to lateral leakage, leading to an increase in dark current beyond this voltage. In contrast, the optimized P-EPI-GR SPAD exhibits a reduced dark current since it eliminates the need for a separate GR formation process. However, this lateral leakage does not contribute to the DCR as it does not flow through the avalanche junction.

While R_{SPAD} predominantly affects the saturation current gain as it is the path of avalanche current, series resistance contributes to the voltage drop, thereby affecting the gain as well. As demonstrated in the modeling results in Section II, the P-EPI-GR SPAD exhibits higher current gain due to its lower series resistance, which results from a shorter current path and a reduced R_{SPAD} caused by the expanded multiplication region.

B. Light Emission Test (LET)

LET allows for the observation of the light emission area in real time. The SPAD device is placed inside a dark box, and probes are positioned on the cathode and anode pads to apply a reversed bias voltage. When the applied voltage exceeds the V_{BD} , avalanche multiplication occurs, generating electron-hole pairs (EHPs). As some of the EHPs are recombined, light is emitted in the visible or near-infrared wavelength range. This emitted light is detected using a high-sensitivity image sensor or camera. To compare the avalanche multiplication regions of the two SPADs by examining the width of the light emitting areas, LETs were conducted at V_{EX} of 1 V and 3 V, confirming that a stronger E-field formed as V_{EX} increased to 3 V, leading to uniform avalanche activity across the active area. As shown in Fig. 8, despite P-EPI-GR not being as physical as HVPW-GR, well-optimized P-EPI-GR effectively prevented PEB, as no light emission was observed near the edges.

Additionally, using the P-EPI-GR allowed carriers generated by avalanche multiplication to extend into the GR area, resulting in a light-emitting area approximately 1.2 times larger than




Fig. 9. DCR comparison between the HVPW-GR SPAD and P-EPI-GR SPAD at V_{EX} ranging from 0.5 to 3 V at room temperature.

the HVPW-GR SPAD. This matches well with the modeling results, which showed 1.2 times increase in C_J , indicating a wider avalanche multiplication region.

C. Dark Count Rate (DCR)

DCR represents the false output signal generated without light as if a photon had been detected. DCR can arise from various sources, primarily from carriers generated in the avalanche junction due to thermal noise, band-to-band tunneling, or trap-assisted tunneling (TAT). A high DCR can make the distinction between actual photon events and noises difficult.

It also impacts PDP measurements and increases power consumption. The DCR for both the HVPW-GR and P-EPI-GR SPAD was characterized by measuring under room temperature conditions, with V_{EX} ranging from 0.5 V to 3 V in 0.5 V increments. Considering die variation, DCR measurements were conducted on five different dies per device, and the average values were plotted as markers in Fig. 9. Although the P-EPI-GR SPAD showed a slight increase in DCR due to its proportional relationship with the active area's cross-sectional size, and increased current gain, it remained low at 3.9 cps/ μm^2 . The P-EPI-GR SPAD exhibits slightly higher DCR than the proportional rate due to the multiplication region extending deeper into the GR area, but the difference is not significant. The dashed trend lines in Fig. 9 demonstrate that both devices exhibit a similar trend of increasing DCR with higher excess bias voltage, as their device structures are identical except for the GR structure.

Afterpulses, another noise component in SPADs, occur when photon-generated carriers are trapped within the device's defect and released after a short period, causing a false avalanche event. Since afterpulses occur shortly after a previous avalanche event, afterpulsing probability is determined by histogramming the time intervals between avalanche events. Events occurring at longer time intervals are unlikely to be afterpulses. This longer period, such as 15–20 μs , is used as a reference, and




Fig. 10. Measured inter-avalanche events of the HVPW-GR SPAD and P-EPI-GR SPAD at $V_{EX} = 3$ V at room temperature.




Fig. 11. The Arrhenius plot of the HVPW-GR SPAD and P-EPI-GR SPAD, measured at $V_{EX} = 3$ V.

an exponential curve is fitted to the distribution. Any counts exceeding this exponential fit in the short time period are considered afterpulses, and the ratio of these counts to the total count is defined as the afterpulsing probability. In Fig. 10, the afterpulsing probability was measured at V_{EX} of 3 V in room temperature conditions, with a dead time of 2 μ s for the HVPW-GR SPAD and 1.5 μ s for the P-EPI-GR SPAD. The results confirmed that both the HVPW-GR SPAD and P-EPI-GR SPAD exhibit no significant afterpulsing up to their respective dead times.

Fig. 11 illustrates the trend of DCR variation with temperature for both SPADs. Measurements were conducted at a V_{EX} of 3 V, ranging from 20 $^{\circ}$ C to 80 $^{\circ}$ C in 20 $^{\circ}$ C intervals, and an Arrhenius plot was used to extract the activation energy (E_a). As with the




Fig. 12. Measured V_{BD} variation with temperature of the HVPW-GR SPAD and P-EPI-GR SPAD.

DCR measurements at room temperature, as shown in Fig. 9, the P-EPI-GR SPAD exhibited a slightly higher DCR, but the difference between the two devices was minimal. Moreover, the DCR variation trend with temperature was nearly identical for both SPADs. The activation energy values were 0.535 eV for the HVPW-GR SPAD and 0.522 eV for the GR-optimized SPAD, suggesting that the dominant DCR sources are the same—likely stemming from TAT processes.

Fig. 12 depicts the variation in V_{BD} with temperature for both SPADs, measured across a range of 20 $^{\circ}$ C to 80 $^{\circ}$ C. The HVPW-GR SPAD consistently exhibited a V_{BD} approximately 0.1 V higher than the P-EPI-GR SPAD throughout the temperature range. However, this difference is within the margin of die variation and can be considered negligible. Both SPADs showed the same trend in V_{BD} variation with temperature, with a temperature coefficient of 15 mV/K. This indicates that both devices operate stably at room temperature and are minimally affected by temperature changes, ensuring reliability even when integrated into portable applications for outdoor environments in integrated quantum photonics.

D. Photon Detection Probability (PDP)

PDP is one of the most critical characteristics determining the performance of a system when SPADs are used as detectors in various applications, including the quantum applications mentioned above. Due to the inherent properties of Si-based SPADs, they exhibit high PDP in the visible spectrum. Figs. 13 and 14 show the PDP results measured at room temperature for both the HVPW-GR SPAD and P-EPI-GR SPAD, with V_{EX} ranging from 1 V to 3 V in 1 V increments and wavelengths from 400 nm to 950 nm in 25 nm intervals. Both SPADs exhibit the highest PDP peak at 425 nm in the green light spectrum. This peak is attributed to the significant doping concentration difference in the P+/N-well junction, which creates a strong E-field in a




Fig. 13. PDP of the HVPW-GR SPAD at room temperature.





Fig. 14. PDP of the P-EPI-GR SPAD at room temperature.

thin layer. Consequently, many photon-generated carriers produced by shorter wavelengths can easily reach the avalanche multiplication region. In Fig. 13, the HVPW-GR SPAD shows a PDP peak of 34.13% at a V_{EX} of 3 V at 425 nm. The optimized P-EPI-GR SPAD demonstrates a peak of 50.63% at the same wavelength and voltage, representing an improvement of approximately 48% over the conventional HVPW-GR SPAD, as shown in Fig. 14. This improvement is due to the extension of the avalanche multiplication region, as well as the expanded carrier collection region at the periphery, which allows for the absorption of more carriers. Both SPADs have a similar trend of relatively lower PDP at higher wavelengths due to the shallow formation of the junction with a strong E-field.

Fig. 15. Measured slew rate vs. timing jitter at 510 nm wavelength and device resistance of the HVPW-GR SPAD and P-EPI-GR SPAD at $V_{EX} = 3$ V at room temperature.

E. Timing Jitter

Along with PDP, timing jitter is one of the critical characteristics for achieving fast response speed in integrated quantum photonics. Timing jitter was measured at a wavelength of 510 nm, close to the peak PDP, under room temperature and a bias condition of V_{EX} of 3 V. According to [26], the root-mean-square (RMS) timing jitter is inversely proportional to the slew rate measured at 50% of the pulse's amplitude. A slower slew rate makes the signal more susceptible to distortion from small time variations, increasing the timing jitter. Since RMS timing jitter assumes a Gaussian distribution of the measurement results, it can be expressed as the standard deviation, equivalent to the FWHM divided by a factor of $2\sqrt{2\ln 2}$. In [27], the SPAD's quenching time constant is determined by the following equation.

$$\therefore \tau_q \approx (C_D + C_L) \times R_D \quad (5)$$

Based on the modeling results, the device resistance R_D can be simplified to $R_S + R_{SPAD}$, while the device capacitance C_D adds to the load capacitance C_L . Consequently, R_D predominantly affects the quenching time constant. Since this is directly related to the slew rate, a larger R_D results in a slower slew rate, increasing timing jitter and leading to slower response characteristics.

Fig. 15 illustrates the relationship between device resistance extracted from modeling results, timing jitter, and slew rate measurements. The GR optimization in the P-EPI-GR SPAD significantly reduced R_D , and a similar proportional improvement in timing jitter was observed. The slew rate increased from 27 MV/s to 104 MV/s, approximately a 3.85-fold improvement, while the timing jitter based on FWHM decreased from 224 to 57 ps, showing a 3.92-fold reduction. This inverse relationship between slew rate and timing jitter is clearly demonstrated.

IV. CONCLUSION

In this study, the SPAD is optimized for integrated quantum photonics, targeting enhanced detection efficiency and fast response characteristics. The optimization focused on the GR structure, aiming to reduce series resistance, R_S and enlarge the multiplication region, based on an equivalent circuit model that accurately reflects the SPAD's impedance characteristics. TCAD simulations are employed to extract device parameters for the model and to compare the E-field profiles. Experimental results are consistent with the modeling results. Specifically, the reduction in R_S in the optimized P-EPI-GR SPAD model demonstrates the decrease of internal series resistance, leading to an increased current gain and faster slew rate, which contributed to reduced timing jitter. The increased C_J is also associated with the expanded emission region of LET, leading to improved PDP. However, this also causes a slight increase in DCR, which remains at an acceptably low level. These results confirm the success of the modeling-based optimization, demonstrating that the approach is effective. The proposed modeling framework holds the potential for continuous optimization tailored to future target applications.

REFERENCES

- [1] R. Henderson et al., "A 256×256 40nm/90nm CMOS 3D-stacked 120dB dynamic-range reconfigurable time-resolved SPAD imager," in *Proc. IEEE Int. Solid-State Circuits Conf.*, 2019, pp. 106–108.
- [2] P. Padmanabhan et al., "A 256×128 3D-stacked (45nm) SPAD FLASH LiDAR with 7-level coincidence detection and progressive gating for 100m range and 10klux background light," in *Proc. IEEE Int. Solid-State Circuits Conf.*, 2021, pp. 112–113.
- [3] B. Park et al., "A 64×64 SPAD-based indirect time-of-flight image sensor with 2-tap analog pulse counters," *IEEE J. Solid-State Circuits*, vol. 56, no. 10, pp. 2956–2967, Oct. 2021.
- [4] E. Manuzzato, A. Tontini, A. Seljak, and M. Perenzoni, "A 64×64 -pixel flash LiDAR SPAD imager with distributed pixel-to-pixel correlation for background rejection, tunable automatic pixel sensitivity and first-last event detection strategies for space applications," in *Proc. IEEE Int. Solid-State Circuits Conf.*, 2022, pp. 96–97.
- [5] S. Park et al., "An 80×60 flash LiDAR sensor with in-pixel delta-intensity quaternary search histogramming TDC," *IEEE J. Solid-State Circuits*, vol. 57, no. 11, pp. 3200–3211, Nov. 2022.
- [6] D. Cho, B. Park, H.-S. Choi, M.-J. Lee, and Y. Chae, "A 30fps 64×64 CMOS flash LiDAR sensor with push-pull analog counter achieving 0.1% depth uncertainty at 70m detection range," in *Proc. IEEE Symp. VLSI Technol. Circuits*, 2024, pp. 1–2.
- [7] I. Gyongy et al., "A direct time-of-flight image sensor with in-pixel surface detection and dynamic vision," *IEEE J. Sel. Topics Quantum Electron.*, vol. 30, no. 1, Jan./Feb. 2024, Art. no. 3800111.
- [8] E. Park et al., "A back-illuminated SPAD fabricated with 40 nm CMOS image sensor technology achieving near 40% PDP at 940 nm," *IEEE J. Sel. Topics Quantum Electron.*, vol. 30, no. 1, Jan./Feb. 2024, Art. no. 3800207.
- [9] E. Park et al., "Back-illuminated double-avalanche-region single-photon avalanche diode," *IEEE J. Sel. Topics Quantum Electron.*, vol. 30, no. 1, Jan./Feb. 2024, Art. no. 3800809.
- [10] R. Sax et al., "High-speed integrated QKD system," *Photon. Res.*, vol. 11, no. 6, pp. 1007–1014, May 2023.
- [11] V. Kotsubo et al., "Compact 2.2 K cooling system for superconducting nanowire single photon detectors," *IEEE Trans. Appl. Supercond.*, vol. 27, no. 4, Jun. 2017, Art. no. 950040.
- [12] H. Shibata, K. Fukao, N. Kirigane, S. Karimoto, and H. Yamamoto, "SNSPD with ultimate low system dark count rate using various cold filter," *IEEE Trans. Appl. Supercond.*, vol. 27, no. 4, Jun. 2017, Art. no. 2200504.
- [13] H. Dang et al., "Development of 2-K space cryocoolers for cooling the superconducting nanowire single photon detector," *IEEE Trans. Appl. Supercond.*, vol. 29, no. 5, Aug. 2019, Art. no. 2200904.
- [14] J. W. Sliverstone, D. Bonneau, J. L. O'Brien, and M. G. Thompson, "Silicon quantum photonics," *IEEE J. Sel. Topics Quantum Electron.*, vol. 22, no. 6, pp. 390–402, Nov./Dec. 2016.
- [15] J. C. Adcock et al., "Advances in silicon quantum photonics," *IEEE J. Sel. Topics Quantum Electron.*, vol. 27, no. 2, Mar./Apr. 2021, Art. no. 6700224.
- [16] Z. Wang, S. Miki, and M. Fujiwara, "Superconducting nanowire single-photon detectors for quantum information and communications," *IEEE J. Sel. Topics Quantum Electron.*, vol. 15, no. 6, pp. 1741–1747, Nov./Dec. 2009.
- [17] K. Tsimvradakis et al., "Enhanced optics for time-resolved singlet oxygen luminescence detection," *IEEE J. Sel. Topics Quantum Electron.*, vol. 25, no. 1, Jan./Feb. 2019, Art. no. 7000107.
- [18] L. Chrostowski et al., "Silicon photonic circuit design using rapid prototyping foundry process design kits," *IEEE J. Sel. Topics Quantum Electron.*, vol. 25, no. 5, Sep./Oct. 2019, Art. no. 8201326.
- [19] A. Incoronato, F. Severini, F. Villa, and F. Zappa, "Multi-channel SPAD chip for silicon photonics with multi-photon coincidence detection," *IEEE J. Sel. Topics Quantum Electron.*, vol. 28, no. 3, May/Jun. 2022, Art. no. 3803607.
- [20] N. Na, C.-Y. Hsu, E. Chen, and R. Soref, "Room-temperature photonic quantum computing in integrated silicon photonics with germanium-silicon single-photon avalanche diodes," *APL Quantum*, vol. 1, no. 3, Sep. 2024, Art. no. 036123.
- [21] H. Z. J. Zeng et al., "Integrated room temperature single-photon source for quantum key distribution," *Opt. Lett.*, vol. 47, no. 7, pp. 1673–1676, Mar. 2022.
- [22] J. Liu, Z. Yu, and L. Sun, "A broadband model over 1–220 GHz for GSG pad structures in RF CMOS," *IEEE Electron Device Lett.*, vol. 35, no. 7, pp. 696–698, Jul. 2014.
- [23] T. Jamneala, P. D. Bradely, and D. A. Feld, "Employing a ground model to accurately characterize electronic devices measured with GSG probes," *IEEE Trans. Microw. Theory Techn.*, vol. 52, no. 2, pp. 640–645, Feb. 2004.
- [24] S. M. Sze and K. K. Ng, *Physics of Semiconductor Devices*, 3rd ed. Hoboken, NJ, USA: Wiley, 2007.
- [25] M.-J. Lee, H.-S. Kang, and W.-Y. Choi, "Equivalent circuit model for Si avalanche photodiodes fabricated in standard CMOS process," *IEEE Electron Device Lett.*, vol. 29, no. 10, pp. 1115–1117, Oct. 2008.
- [26] Analog Devices, *Random Noise Contribution to Timing Jitter—Theory Pract.*, Sep. 25, 2005. [Online]. Available: <https://www.analog.com/en/resources/technical-articles/random-noise-contribution-to-timing-jitter8212theory-and-practice.html>
- [27] P. Keshavarzian, "Modeling and design of CMOS SPAD sensors for quantum random number generation," Ph.D. dissertation, Inst. of Microengineering, École Polytechnique Fédérale de Lausanne, Lausanne, Switzerland, 2016.



Eo-Jin Kim received the B.S. degree in electrical engineering from Pusan National University, Busan, South Korea, in 2023. Since 2023, he has been working toward the M.S. degrees with the Korea Institute of Science and Technology, Yonsei University, Seoul, South Korea. His research interests include equivalent circuit modeling for CMOS SPADs, modeling based SPAD optimization, CMOS circuits (TDC, AFE) for SPAD-based sensors, D-ToF sensors, and LiDAR sensors.



Hyun-Seung Choi (Graduate Student Member, IEEE) received the B.S. degree in electrical and electronic engineering from Chung-Ang University, Seoul, South Korea, in 2021. Since 2021, he has been working toward the M.S. and Ph.D. degrees with the Korea Institute of Science and Technology, Yonsei University, Seoul, South Korea. His research interests include single-photon avalanche diodes, LiDAR sensors and applications, and equivalent circuit modeling for CMOS SPADs.



Dooyoon Eom received the B.S. and M.S. degrees in electrical and electronic engineering, in 2020 and 2023, respectively from Yonsei University, Seoul, South Korea, where he is currently working toward the Ph.D. degree. Since 2021, he has been a Student Researcher with the Post-Silicon Semiconductor Institute, Korea Institute of Science and Technology (KIST), Seoul. His research interests include SPAD and post-processing in CMOS technology for LiDAR, and quantum photonics.



Deepthi Kandasamy received the B.Eng. degree in electronics and communication engineering from Anna University, Chennai, India and the M.Sc. degree in electrical engineering from the National University of Singapore, Singapore, in 2010 and 2012, respectively. She has more than 12 years of experience with the Semiconductor Industry across different roles. Since 2022, She has been working as the Principal Engineer in technology development with GlobalFoundries, Singapore, and works on logic and sensor devices as part of the Feature Rich CMOS team.



Joo-Hyun Kim received the B.S. and M.S. degrees from the Ulsan National Institute of Science and Technology, Ulsan, South Korea, in 2021 and 2023, respectively. He is currently working toward the Ph.D. degree with Yonsei University, Seoul, South Korea. Since 2023, he has been a Student Researcher with the Post-Silicon Semiconductor Institute, Korea Institute of Science and Technology, Seoul. His research interests include Silicon-based SPADs in CMOS, CIS and BCD technologies, and LiDAR imaging systems.



Yew Tuck Chow received the B.Eng. (Hons.) degree in electrical and electronic engineering and the M.Sc. degree of science in microelectronic from the Nanyang Technology University of Singapore, Singapore, in 1999 and 2003, respectively. He is currently the Principal Member of Technical Staff in technology development with GlobalFoundries, Singapore, and works on logic, non-volatile memory technology, next generation memories, such as STT MRAM, Logic device, and optical sensors. He has authored or coauthored more than eight journal articles and conference papers and holds more than ten patents in the field of semiconductor.



Ping Zheng received the master's degree in materials science from Shanghai University, Shanghai, China, in 2004. She is currently a Senior Member of Technical Staff in technology development with GlobalFoundries, Singapore, and works on logic, high voltage devices, magnetic sensors, and optical sensors.



Woo-Young Choi (Member, IEEE) received the B.S., M.S., and Ph.D. degrees in electrical engineering and computer science from the Massachusetts Institute of Technology, Cambridge, MA, USA, in 1986, 1988, and 1994, respectively. From 1994 to 1995, he was a Postdoctoral Research Fellow with NTT Opto-Electronics Laboratories, where he worked on femtosecond all-optical switching devices based on low-temperature grown InGaAlAs quantum wells. In 1995, he was with the Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea, where he is currently a Professor. His doctoral dissertation concerned the investigation of molecular beam grown InGaAlAs laser diodes for fiber-optic applications. His research interests include high-speed electronic circuits, silicon photonics, and Si image sensors.



Eng-Huat Toh (Member, IEEE) received the B.Eng. (Hons.) and Ph.D. degrees in electrical and computer engineering from the National University of Singapore, in 2004 and 2008, respectively. He is currently the Principal Member of Technical Staff in technology development with GlobalFoundries, Singapore, and works on logic, non-volatile memory technology, next generation memories, such as STT MRAM and RRAM, magnetic sensors, and optical sensors. He has authored or coauthored more than 70 journal articles and conference papers and holds more than

200 patents in the field of semiconductor.



Myung-Jae Lee (Member, IEEE) received the B.S., M.S., and Ph.D. degrees in electrical and electronic engineering from Yonsei University, Seoul, South Korea, in 2006, 2008, and 2013, respectively. From 2013 to 2017, he was a Postdoctoral Researcher with the faculty of electrical engineering, Delft University of Technology (TU Delft), Delft, The Netherlands, where he worked on single-photon sensors and applications based on single-photon avalanche diodes. In 2017, he joined the School of Engineering, École Polytechnique Fédérale de Lausanne,

Neuchâtel, Switzerland, as a Scientist, working on advanced single-photon sensors/applications and coordinating/managing several research projects as a Co-Principal Investigator. From 2019 to 2024, he was a Principal Investigator and Principal Research Scientist with the Korea Institute of Science and Technology, Seoul, South Korea, where he led the research and development of SPAD and SiPM detectors/sensors for LiDAR, biomedical, and quantum applications. Since 2024, he has been an Associate Professor with Yonsei University, Seoul, where he has led the research and development of silicon photonics and optical interconnects and next-generation SPAD/SiPM/APD detectors/sensors for various applications. His research interests include photodiodes/photodetectors to single-photon detectors/sensors, concentrating since 2006 on CMOS-compatible avalanche photodetectors and single-photon avalanche diodes and applications thereof LiDAR, ToF, 3D vision, biophotonics, quantum photonics, space, security, silicon photonics, and optical interconnects. His doctoral dissertation concerned silicon avalanche photodetectors fabricated with standard CMOS/BiCMOS technology.



Elgin Quek (Member, IEEE) received the B.Eng. (Hons.) degree in electrical engineering from the National University of Singapore, Singapore and the M.S. degree in electrical engineering from Stanford University, Stanford, CA, USA. From 1988 to 2009, he was with Chartered Semiconductor, Singapore, where he worked on process integration, yield enhancement, device engineering and SPICE modeling for CMOS and floating gate memories. Since 2009, he has been with GLOBALFOUNDRIES, Singapore, where he is currently a Senior Fellow responsible

for device engineering for logic, SRAM, non-volatile memory, and sensor technologies. He has coauthored more than 55 technical papers and holds more than 150 U.S. patents.